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Intrinsic Threshold Voltage Fluctuations in Decanano
MOSFETs Due to Local Oxide Thickness Variations
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Abstract—Intrinsic threshold voltage fluctuations introduced by
local oxide thickness variations (OTVs) in deep submicrometer (de-
canano) MOSFETs are studied using three-dimensional (3-D) nu-
merical simulations on a statistical scale. Quantum mechanical ef-
fects are included in the simulations employing the density gra-
dient (DG) formalism. The random Si/SiO2 and gate/SiO2 inter-
faces are generated from a power spectrum corresponding to the
autocorrelation function of the interface roughness. The impact on
the intrinsic threshold voltage fluctuations of both the parameters
used to reconstruct the random interface and the MOSFET de-
sign parameters are studied using carefully designed simulation
experiments. The simulations show that intrinsic threshold voltage
fluctuations induced by local OTV become significant when the
dimensions of the devices become comparable to the correlation
length of the interface. In MOSFETs with characteristic dimen-
sions below 30 nm and conventional architecture, they are compa-
rable to the threshold voltage fluctuations introduced by random
discrete dopants.
Index Terms—MOSFETs, numerical simulation, oxide thickness
fluctuation, quantum effects, 3-D threshold.
I. INTRODUCTION
THE scaling of the MOSFET to decanano (sub-50-nm)dimensions near the end of the International Technology
Roadmap for Semiconductors [1] involves aggressive reduction
in the gate oxide thickness [2]. Prototype MOSFETs with con-
ventional architecture, gate length of 30 nm, and oxide thickness
below 10 have already been successfully demonstrated [3].
In such devices, not only the discrete and random dopant charge
[4]–[6], but also the atomic scale roughness of the Si/SiO and
gate/SiO interfaces will introduce significant intrinsic param-
eter fluctuations. Indeed, when the oxide thickness is equivalent
to only a few silicon atomic layers, the atomic scale interface
roughness steps [7] will result in significant oxide thickness vari-
ation (OTV) within the gate region of an individual MOSFET.
The unique random pattern of the gate oxide thickness and inter-
face landscape makes each decanano MOSFET different from
its counterparts and leads to variations in the surface roughness
limited mobility, gate tunnelling current [8], [9], and real [10]
or apparent threshold voltage [11] from device to device.
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Similar to the simulation of random dopant fluctuation effects
[12], the numerical study of local oxide thickness fluctuation
effects requires three-dimensional (3-D) statistical simulations
of ensembles of MOSFETs with macroscopically identical de-
sign parameters but with microscopically different oxide thick-
ness/interface patterns. It is also important to include quantum
mechanical confinement effects [13], which push the inversion
layer away from the rough interface and smooth the spatial in-
version charge variations [14] compared to classical simula-
tions.
In this paper, we use 3-D numerical simulations on a statis-
tical scale to investigate intrinsic threshold voltage fluctuations
induced by random local OTV in decanano MOSFETs with gate
oxide thickness in the range 1–3 nm. We demonstrate the im-
portance of this phenomenon in carefully designed simulation
examples, and explore the extent of its impact on the next gen-
eration decanano MOSFETs. Quantum mechanical corrections
are included in the simulations using the density gradient (DG)
formalism [14], [15]. At this stage, the simulations reflect the
electrostatic effects associated with the OTVs, but do not in-
clude variation in the interface-roughness limited mobility and
the gate tunnelling current.
Section II describes in detail our simulation approach. After
a brief introduction of the simulator itself, we give details about
the generation of the random oxide interface. The importance of
the quantum corrections introduced using the DG algorithm is
also illustrated in a specifically designed simulation experiment.
The results of the systematic simulation study are presented and
discussed in Section III. They highlight both the impact of the
parameters used to generate the random interface and the de-
vice design parameters on the intrinsic threshold voltage fluctu-
ations induced by random OTVs. The scale of this phenomenon
is compared with the random dopant induced threshold voltage
fluctuations in identical devices. The conclusions are drawn in
section IV.
II. SIMULATION APPROACH
The results presented in this paper are obtained using
a hierarchical 3-D drift-diffusion simulator [12] with DG
quantum corrections [15], originally designed for studying
random dopant fluctuation effects in decanano MOSFETs.
Bearing in mind that, depending on the silicon substrate
orientation [7], the interface roughness steps are on the scale
of 0.2–0.3 nm, the proper resolution of the OTV effects in the
simulation of individual MOSFETs require a 3-D solution with
very fine discretization near the interface. Continuous doping
charge is used in most of the simulations instead of random
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discrete dopants in order to isolate the threshold voltage
fluctuation effects associated with OTV. The requirement for
statistical analysis and interpretation of the results transforms
the problem effectively into a four-dimensional one, where
the fourth dimension is the size of the statistical sample of
devices with identical design parameters but microscopically
different pattern of gate oxide thickness/interface. Statistical
samples of 200 MOSFETs are simulated and analyzed for
each combination of device design and interface roughness
parameters producing typically one data point on the graphs,
which will be presented later. In order to save computational
time in the laborious statistical simulation experiments, similarl
to [15], the simulations are restricted to low drain voltage.
Current criterion , where and
are the effective channel width and length, respectively, is used
to estimate the threshold voltage of an individual device. Since
the threshold voltage is extracted in the subthreshold region,
where the current depends exponentially on the gate voltage,
the choice of the mobility model has a negligible effect on the
accuracy of the presented results.
A. Modeling the Interface
The exact details of the Si/SiO interface are still the sub-
ject of intensive research despite a constant interest from in-
dustry and academe over the last couple of decades. Some of
the difficulties in the past stemmed from employing transmis-
sion electron microscopy (TEM) which is a two-dimensional
(2-D) projection technique to study an inherently 3-D and chem-
ically incoherent interface [16], [17]. In addition, sensitivity to
the ambient conditions during fabrication, and to the material
quality on either side of the interface, can often create further
complications. However, the significant advance during the last
decade in ultra-high-resolution analytic techniques, including
atomic force microscopy (AFM) [18], scanning reflection elec-
tron microscopy (SREM) [19], surface second harmonic gener-
ation, and X-ray scattering analysis [20], has advanced signifi-
cantly the understanding of the Si/SiO interface.
The random 2-D surfaces used to represent the boundary be-
tween the oxide and the silicon and/or between the oxide and the
gate material in our simulation are constructed using standard
assumptions for the auto-correlation function of the interface
roughness. Generally, the interface is described by a Gaussian
or exponential auto-correlation function with a given correlation
length and rms height [17]. The corresponding power spec-
trum can be obtained by 2-D Fourier transformation (in radial
coordinates). In order to reconstruct the interface, we generate
in the Fourier domain a complex matrix. The magni-
tude of the elements of this matrix follows the power spectrum
of the chosen correlation function, while the phase is selected
at random. Several conditions [21] must be satisfied to ensure
that the corresponding 2-D surface in real space, obtained by
inverse Fourier transformation, represents a real function. The
“analog” random 2-D surface obtained using this procedure is
than quantized in steps to take into account the discrete nature of
the interface roughness steps associated with the atomic layers
in the crystalline silicon substrate [7]. The step height is approx-
imately 0.3 nm for the (001) interface.
Fig. 1. (a) Typical profile of the random Si/SiO interface in a 30  30 nm
MOSFET, followed by (b) an equiconcentration contour obtained from DG
simulations, and (c) the potential distribution.
A typical random Si/SiO interface, generated according to
the above described procedure and used in the simulation of a
nm MOSFET described in detail in Section III, is
shown at the top of Fig. 1. The interface has been reconstructed
using a power spectrum corresponding to a Gaussian correlation
function. Only the roughness of the Si/SiO interface was intro-
duced in the simulations and the gate/SiO interface was flat.
The potential distribution at threshold voltage is shown at the
bottom of Fig. 1. The oxide thickness fluctuations introduce sur-
face potential fluctuations similar to the fluctuations introduced
by random impurities. DG quantum corrections are included in
the simulation. One equiconcentration surface corresponding to
electron charge density cm is plotted in the middle,
illustrating the quantum confinement effects in both vertical and
lateral directions.
B. Quantum Mechanical Effects
As described in [15], the DG quantum corrections have
been carefully calibrated in the direction normal to the channel
against rigorous one-dimensional (1-D) full-band Poisson–
Schrödinger simulations [13]. Excellent agreement has been
achieved both in terms of threshold voltage shift and inversion
layer charge distribution. It has been also demonstrated in 2-D
examples [14] that DG simulations give a qualitatively correct
result in respect to lateral confinement effects associated with
the roughness of the Si/SiO interface. However, the rigorous
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Fig. 2. Threshold voltage of a 30  30 nm MOSFET as a function of the
period d of the variations in the oxide thickness at the Si/SiO interface. The
thick (1.5 nm) and the thin (1 nm) oxide strips are aligned with the direction of
the current flow in the channel. Results from classical and DG simulations are
compared.
calibration of the DG simulations in respect to quantum
confinement in the plane of the channel is still an open issue.
In order to illustrate the importance of quantum confinement
when studying OTV effects, simulation experiments were car-
ried out in a nm MOSFET with periodical gate oxide
structure with alternating thin (1 nm) and thick (1.5 nm) oxide
strips in the direction parallel to the current flow in the channel.
The dependence of the threshold voltage on the period of the
gate stripes, calculated classically and with DG quantum cor-
rections, is illustrated in Fig. 2. Completely opposite trends are
observed in the two sets of simulations. The classical results
show reduction in the threshold voltage as decreases, while the
quantum mechanical results show an increase in the threshold
voltage.
The explanation of the opposite trends becomes apparent in
Fig. 3. The top of the figure illustrates the Si/SiO interface fol-
lowed by two equiconcentration surfaces obtained from clas-
sical and DG simulations. The bottom of the figure illustrates
the potential distribution. In the classical simulations, there is an
increase in the carrier concentration at the corners of the inverted
silicon wells due to field crowding there. Such field crowding is
responsible, for example, for the inverse narrow channel effect
observed in MOSFETs with shallow trench isolation [22]. The
increasing numbers of high current density contributions from
the corners, when the period of the stripes decreases, results in
a reduction of the threshold voltage in the classical case. How-
ever, due to 2-D confinement effects, the quantum mechanical
charge distribution cannot follow the local increase in the poten-
tial in the corners and the maximum in the charge distribution
moves to the middle of the wells, resulting in an effective nar-
rowing of the current filaments. This is causing an increase in
the threshold voltage when becomes smaller.
Similar 2-D confinement effects, pushing the maximum of
the inversion charge distribution to the middle of the current fil-
aments formed by the random pattern of the interface roughness,
are noticeable in the equiconcentration contour shown in Fig. 1.
In this case, the height of the interface roughness steps respon-
sible for the lateral confinement is only 0.3 nm.
Fig. 3. (a) Profile of the Si/SiO interface in a 30  30 nm gate oxide
“superlattice” MOSFET, followed by two equiconcentration surfaces obtained
from (b) classical and (c) DG simulations, and (d) the potential distribution.
III. RESULTS AND DISCUSSION
The generic device simulated in this study is an -channel
nm MOSFET with simplified, but well-scaled, archi-
tecture. The typical average oxide thickness is 1.05 nm.
The junction depth is 7 nm. The acceptor doping concentra-
tion , which is constant in the channel region, is
cm . Continuous doping distribution instead of random dis-
crete dopants is used in most of the simulations. In the simula-
tion experiments, one design parameter is typically varied while
the rest remain as specified above. The polysilicon depletion ef-
fects are excluded and the gate potential is fixed at the gate/SiO
interface.
The choice of autocorrelation function and the corresponding
power spectrum when generating the random interface is contro-
versial. Early attempts to fit surface roughness limited mobility
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Fig. 4. Threshold voltage variation in a 30  30 nm MOSFET with average
oxide thickness ht i = 1:05 nm for different correlation lengths of the
Gaussian power spectrum used to generate the Si/SiO interface.
to experimental data were used a Gaussian autocorrelation func-
tion [23]. Later, the preference changed to an exponential one
[17]. The most recent studies show that both Gaussian and ex-
ponential autocorrelation functions can fit the experimental mo-
bility data but need different parameters for electrons and holes
[24]. It was also demonstrated in [24] that electron and hole mo-
bility data could be fitted using identical parameters, if a power
spectrum, which has a Gaussian shape for small wave vector ex-
change but a steeper decay for large , is used. In this paper,
we have adopted a Gaussian power spectrum for generating the
random interface. The corresponding 2-D surface is smoother
compared to the one generated using an exponential autocorre-
lation function and less demanding from a grid generation point
of view.
A. Correlation Length Dependence
There is a relatively close agreement in the rms values, ,
of the interface roughness reported by different sources. In the
same time there is more than one order of magnitude difference
in the reported values for the correlation length . Correlation
lengths in the range of 1–3 nm are reported from TEM measure-
ments [17] and are typically used to fit surface roughness limited
mobility to experimental data [24]–[26]. At the same time, the
values of reported from AFM measurements vary from 10 to
30 nm [18], [26]. Bearing in mind this uncertainty, we first study
the impact of on the threshold voltage variation.
The threshold voltage variation in the generic nm
MOSFET is illustrated in Fig. 4 for different values of . Only
roughness at the Si/SiO interface is considered in this case.
The sample size in all histograms is 200. The average oxide
thickness is 1.05 nm. The interface roughness is quan-
tized allowing only one step of 0.3 nm, which results in the
generation of random oxide regions with thickness 0.9 nm and
1.2 nm, respectively. For small values of , the distribution of
the threshold voltage is close to a Gaussian. With the increase
of a broadening of the distribution occurs. When becomes
comparable with the characteristic dimensions of the MOSFET,
two peaks corresponding to the 0.9 nm and 1.2 nm oxide thick-
ness become apparent. It is clear that, for correlation lengths
Fig. 5. Dependence of the threshold voltage standard deviation V on the
correlation lenght for the 30  30 nm MOSFETs as in Fig. 4. Classical and
DG simulation results are compared.
much larger than the characteristics device dimension, there is
a high probability that in the whole gate region the oxide will
be either 0.9 nm or 1.2 nm thick and most of the devices will
have the corresponding uniform oxide threshold voltages. There
will be, however, threshold voltages in between associated with
MOSFETS in which a boundary between thin and thick oxide
regions divides the channel along the direction of the current
flow.
The dependence of the threshold voltage standard deviation
on obtained from classical and DG simulations is
compared in Fig. 5. The introduction of quantum corrections
results in an increase in the threshold voltage variation. We
believe that this is related to the lateral confinement effects,
which narrow the current percolation paths. In both cases,
the dependence of on is linear for correlation lengths
much smaller than the characteristic MOSFET dimensions and
saturates for large . The dependence of the kurtosis as a
function of in the DG case is shown in the inset of the
same figure. The increasingly negative values of the kurtosis
are indication for the flattening of the distribution with the
increase of the correlation length.
The shape of the dependence on can be easily un-
derstood qualitatively. The binary distribution of the threshold
voltage at result in saturation at a value
. This gives,
for example, mV in the DG case. In the case where
, we assume as a simplification that gate area
is divided into uniform -sided squares, each
with thin or thick oxide at random. Averaging the contribution
of a total of cells, where , the standard
deviation of threshold is reduced by a factor of . Therefore
(1)
Thus, for very small values of , the standard deviation should
increase linearly.
Bearing in mind the strong dependence of on , and the
uncertainties in this parameter, we have carried out further in-
vestigations for two characteristic correlation lengths. The first
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Fig. 6. Dependence of threshold voltage standard deviation V on the
average oxide thickness ht i for a 30  30 nm MOSFET with random
Si/SiO interface.
Fig. 7. Dependence of the average threshold voltage hV i on the average
oxide thickness ht i for a 30  30 nm MOSFET with random Si/SiO
interface (symbols) and of the threshold voltage V on the oxide thickness t
for a similar device with uniform oxide (lines).
one, nm, is in the middle of the values used to fit mo-
bility data. The second one, nm, is at the lower end of
correlation lengths extracted from AFM measurements, but for
the nm MOSFETs gives a distribution which is not
strongly peacked at the two bounding values of .
B. Oxide Thickness (In)dependence
The dependence, or more accurately the virtual inde-
pendence, of on the average oxide thickness for
a nm MOSFET is illustrated in Fig. 6. Again,
roughness only at the Si/SiO interface is considered in the
simulations. This trend is related to the linear dependence
between and known from the textbook expression for
the threshold voltage, which results in a constant variance in
respect to oxide thickness. We also present in Fig. 7 the depen-
dence of the average threshold voltage on calculated
classically and quantum mechanically, this time only for
nm (symbols). For comparison, the dependence of the
threshold voltage of devices with uniform oxide thickness
Fig. 8. Dependence of threshold voltage standard deviation V on the
average oxide thickness ht i for a 30  30 nm MOSFET with roughness
at the Si/SiO interface, at the gate Si/SiO interface, and at both interfaces
 = 10 nm in all cases.
is plotted in the same figure as a function of (lines). It
is clear that the average threshold voltage of the devices
with random oxide thickness is very close to the corresponding
threshold voltage of uniform oxide MOSFETs with .
The slight lowering of in the classical case is associated
with the increase of the current density at the boundaries
between the thinner and thicker oxide regions due to the field
crowding effect discussed in Section II.B.
Although very little is known about the properties and the
description of the gate/SiO interface, we have designed sim-
ulation experiments in an attempt to understand its importance
for the threshold voltage variation. The graphs presented in
Fig. 8 summarize the results of these experiments in which
only one correlation length nm is considered. In the
first experiment, roughness was introduced at the gate/SiO
and the Si/SiO interface was flat. The parameters used to
generate the random gate/SiO interface were identical to the
parameters used previously to generate the Si/SiO interface.
In the classical simulations, the amount of threshold voltage
fluctuations introduced by roughness at the top and at the
bottom interfaces is the same. In the DG simulations, the
roughness at the top interface results in smaller compared
to roughness at the bottom interface. This is consistent with the
assumption made in Section III. A that the quantum enhance-
ment in the threshold voltage fluctuations is related to lateral
confinement effects. In this case, the lateral confinement is
weaker resulting only from potential fluctuations introduced at
the smooth Si/SiO interface by the rough gate/SiO interface.
In the second simulation experiment, uncorrelated roughness
was introduced at both interfaces. The analysis shows that
the threshold voltage fluctuations introduced by each of the
interfaces are statistically independent, and the total threshold
voltage standard deviation in this case closely follows the
relationship . To the best
of our knowledge, there are no conclusive measurements and
agreement in the literature to what extend the roughness at the
channel and the gate interfaces are uncorrelated. The question
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Fig. 9. Dependence of threshold voltage standard deviation V on effective
channel width W for a 30  30 nm MOSFET with random Si/SiO
interface.
Fig. 10. Dependence of threshold voltage standard deviation V on the
effective channel length L for a 30  30 nm MOSFET with random
Si/SiO interface.
“What will happen if the roughness at the both interfaces is due
to steps in the original silicon surface and therefore strongly
correlated?” will be addressed in a follow-up paper.
C. Geometry Dependence
The dependence of on the effective channel width
and the effective channel length are illustrated in Figs. 9 and
10, respectively. The variation of in respect to follows
closely the expected dependence from (1). The varia-
tion of in respect to follows the dependence
only for nm and for values of larger than 30 nm. For
nm 2-D charge sharing effects significantly reduce
the amount of the charge in the channel controlled by the gate
and its contribution to the threshold voltage variation, which re-
sults in a departure from the dependence. This effect
is more pronounced at correlation length nm where the
departure from the dependence of occurs at effec-
tive channel lengths below 40 nm.
Fig. 11. Dependence of threshold voltage standard deviation V on the
channel doping concentration L for a 30  30 nm MOSFET with random
Si/SiO interface.
D. Doping Concentration Dependence
Doping concentration higher than cm will
be required to suppress short-channel effects and to adjust the
threshold when the conventional MOSFET is scaled to channel
lengths below 30 nm. As shown in Fig. 11, the standard devia-
tion of the threshold voltage in the nm MOSFET
increases sublinearly with the increase in the doping concentra-
tion following a dependence stronger than .
The results from Fig. 11 obtained with DG quantum correc-
tions serve in Fig. 12 as a basis for comparing the standard devi-
ation in the threshold voltage induced by OTV and the
standard deviation in the threshold voltage induced by dopant
fluctuations . In order to isolate the doping fluctuation
(DF) effects, simulations were carried out first using random
discrete dopants and uniform gate oxide. The corresponding
is approximately two times larger than for cor-
relation length nm, and more than five times larger for
nm. However, with the increase in the doping concen-
tration, the gap between and closes up. Refer-
ring back to Figs. 5 and 8, it is clear that for correlation lengths
larger than 10 nm, taking into acount the roughness at both in-
terfaces, the intrinsic parameter variations associated with OTV
and dopant fluctuations become comparable.
Finally, simulations were carried out in which the OTV
and the dopant fluctuations are taken into account simul-
taneously. The close inspection of the results reveals that
the two sources of intrinsic parameter fluctuations act in a
statistically independent manner resulting in a total stan-
dard deviation which closely follows the relationship
.
IV. CONCLUSION
The interface roughness related oxide thickness fluctuations
will introduce significant intrinsic fluctuation in the threshold
voltage when the correlation length of the interface becomes
comparable to the characteristic dimensions of aggressively
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Fig. 12. Comparison of the standard deviation of the threshold voltage intro-
duced by oxide thickness variation (OTV) and by doping fluctuations (DFs).
scaled MOSFETs near the end of the International Roadmap
for Semiconductors. The introduction of quantum corrections
in the simulations results in further increase of the fluctuations.
In the oxide thickness range of 1–3 nm, the intrinsic threshold
voltage fluctuations are practically independent of the oxide
thickness. The fluctuations introduced by uncorrelated Si/SiO
and the gate/SiO interfaces are statistically independent. A
departure from the expected dependence of the
threshold voltage standard deviation is observed when the
short-channel effects start to play a significant role. The doping
concentration dependence of the threshold voltage standard
deviation is sublinear but stronger than . For devices with
characteristic dimensions below 30 nm, the oxide thickness
induced threshold voltage fluctuations become comparable to
the fluctuations induced by random discrete dopants, partic-
ularly when the contribution of both interfaces is taken into
account and the larger correlation length suggested by AFM
measurements are adopted.
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